×
超值优惠券
¥50
100可用 有效期2天

全场图书通用(淘书团除外)

关闭
数字电子技术-(第九版)(英文改编版)

数字电子技术-(第九版)(英文改编版)

1星价 ¥19.4 (4.3折)
2星价¥18.9 定价¥45.0

温馨提示:5折以下图书主要为出版社尾货,大部分为全新(有塑封/无塑封),个别图书品相8-9成新、切口有划线标记、光盘等附件不全详细品相说明>>

暂无评论
图文详情
  • ISBN:7121026325
  • 装帧:简裝本
  • 册数:暂无
  • 重量:暂无
  • 开本:16开
  • 页数:504
  • 出版时间:2006-06-01
  • 条形码:9787121026324 ; 978-7-121-02632-4

目录

1 Digital Concepts 1
1-1 Digital and Analog Quantities 2
1-2 Binary Digits, Logic Levels, and Digital Waveforms
2 Number Systems, Operations, and Codes 11
2-1 Decimal Numbers 12
2-2 Binary Numbers 13
2-3 Decimal-to-Binary Conversion 16
2-4 Binary Arithmetic 19
2-5 1's and 2's Complements of Binary Numbers 23
2-6 Signed Numbers 25
2-7 Arithmetic Operations with Signed Numbers 31
2-8 Hexadecimal Numbers 37
2-9 Octal Numbers 43
2-10 Binary Coded Decimal (BCD) 45
2-11 Digital Codes 48
2-12 Error Detection and Correction Codes 51
3 Logic Gates 64
3-1 The Inverter 65
3-2 The AND Gate 68
3-3 The OR Gate 75
3-4 The NAND Gate 80
3-5 The NOR Gate 85
3-6 The Exclusive-OR and Exclusive-NOR Gates 90
4 Boolean Algebra and Logic Simplification 99
4-1 Boolean Operations and Expressions 100
4-2 Laws and Rules of Boolean Algebra 101
4-3 DeMorgan's Theorem 107
4-4 Boolean Analysis of Logic Circuits 110
4-5 Simplification Using Boolean Algebra 112
4-6 Standard Forms of Boolean Expressions 116
4-7 Boolean Expressions and Truth Tables 122
4-8 The Karnaugh Map 126
4-9 Karnaugh Map SOP Minimization 128
4-10 Karnaugh Map POS Minimization 137
5 Combinational Logic Analysis 151
5-1 Basic Combinational Logic Circuits 152
5-2 Implementing Combinational Logic 156
5-3 The Universal Property of NAND and NOR Gates 162
5-4 Combinational Logic Using NAND and NOR Gates 164
5-5 Logic Circuit Operation with Pulse Waveform Inputs 169
6 Functions of Combinational Logic 178
6-1 Basic Adders 179
6-2 Parallel Binary Adders 182
6-3 Ripple Carry versus Look-Ahead Carry Adders 189
6-4 Comparators 192
6-5 Decoders 197
6-6 Encoders 205
6-7 Code Converters 209
6-8 Multiplexers (Data Selectors) 212
6-9 Demultiplexers 221
6-10 Parity Generators/Checkers 222
7 Latches, Flip-Flops, and Timers 238
7-1 Latches 239
7-2 Edge-Triggered Flip-Flops 245
7-3 Flip-Flop Operating Characteristics 257
7-4 Flip-Flop Applications 260
7-5 One-Shots 265
7-6 The 555 Timer 270
8 Counters 283
8-1 Asynchronous Counter Operation 284
8-2 Synchronous Counter Operation 292
8-3 Up/Down Synchronous Counters 300
8-4 Design of Synchronous Counters 303
8-5 Cascaded Counters 313
8-6 Counter Decoding 317
8-7 Counter Applications 320
8-8 Logic Symbols with Dependency Notation 325
9 Shift Registers 338
9-1 Basic Shift Register Functions 339
9-2 Serial In/Serial Out Shift Registers 340
9-3 Serial In/Parallel Out Shift Registers 344
9-4 Parallel In/Serial Out Shift Registers 346
9-5 Parallel In/Parallel Out Shift Registers 350
9-6 Bidirectional Shift Registers 352
9-7 Shift Register Counters 355
9-8 Shift Register Applications 359
9-9 Logic Symbols with Dependency Notation 365
10 Memory and Storage 374
10-1 Basics of Semiconductor Memory 375
10-2 Random-Access Memories (RAMs) 379
10-3 Read-Only Memories (ROMs) 392
10-4 Programmable ROMs (PROMs and EPROMs) 397
10-5 Flash Memories 400
10-6 Memory Expansion 405
10-7 Special Types of Memories 411
11 Introduction to Digital Signal Processing 420
11-1 Digital Signal Processing Basics 421
11-2 Converting Analog Signals to Digital 422
11-3 Analog-to-Digital Conversion Methods 428
11-4 Digital-to-Analog Conversion Methods 438
12 Integrated Circuit Technologies 450
12-1 Basic Operational Characteristics and Parameters 451
12-2 CMOS Circuits 459
12-3 TTL Circuits 464
12-4 Practical Considerations in the Use of TTL 469
12-5 Comparison of CMOS and TTL Performance 477
12-6 Emitter-Coupled Logic (ECL) Circuits 478
12-7 PMOS, NMOS, andEzCMOS 479
Answers to Odd-Numbered Problems 488

展开全部

预估到手价 ×

预估到手价是按参与促销活动、以最优惠的购买方案计算出的价格(不含优惠券部分),仅供参考,未必等同于实际到手价。

确定
快速
导航